• Ph chevron_right

      RADV Driver Now Leveraging RDNA3+ Hardware Feature For Better Instruction Cache Prefetching

      news.movim.eu / Phoronix • 10 June 2026

    Initially introduced in RDNA3 (GFX11) GPUs is INST_PREF_SIZE to specify the number of instruction bytes to prefetch prior to a wavefront beginning execution. The Mesa Radeon Vulkan driver "RADV" is now making use of this feature in RDNA3/RDNA4 GPUs for better instruction cache prefetching...