• Ph chevron_right

      Graviton5 Outperforming Intel Xeon Granite Rapids But Falls Short Of AMD EPYC Turin

      news.movim.eu / Phoronix • 16:53

    Following the recent GA of the AWS M9g series as the first instances powered by the new Graviton5 CPUs, I recently ran benchmarks looking at Graviton4 vs. Graviton5 CPU performance. There was very nice generational gains for the new AWS Graviton processors with the shift from Arm Neoverse-V2 to Neoverse-V3 cores and from DDR5-5600 to DDR5-8800 memory, among other improvements. For those wondering how the Graviton5 ARM server processors compare to AMD EPYC and Intel Xeon, here are some additional comparison data points from the Amazon EC2 cloud.
    • Ph chevron_right

      FreeBSD Desktop Installer Option Working Through NVIDIA Driver Handling, Licensing

      news.movim.eu / Phoronix • 13:21

    Alfonso Siciliano, who has been one of the FreeBSD developers leading the effort on adding a KDE-based desktop option to the FreeBSD installer, provided an update on recent work around adding integrating this desktop option...
    • Ph chevron_right

      GNOME OS Creating "Test Center" As Its Take On Apple TestFlight For Experiment Software

      news.movim.eu / Phoronix • 10:39

    GNOME developers working on GNOME OS have received funding from Germany's Prototype Fund to work on creating the GNOME OS "Developer Tool Suite" or also tentatively called their "Test Center" to help in testing experimental applications/libraries in a modern Linux computing world with systemd-sysext, Buildstream, and other newer tech...
    • Ph chevron_right

      Reworked System Call Entry Handling Slated For Linux 7.3

      news.movim.eu / Phoronix • 10:17

    Stemming from looking at a proposed Linux kernel patch to alter the Linux kernel's system call number handling, veteran Linux kernel developer Thomas Gleixner went down a rabbit hole of the kernel's system call entry handling to make a number of clean-ups and improvements to the code. That rework to the system call entry handling is now expected to land for the Linux 7.3 kernel cycle...
    • Ph chevron_right

      Raspberry Pi 5 IOMMU Driver Being Worked On For The Mainline Linux Kernel

      news.movim.eu / Phoronix • 10:01

    While the Raspberry Pi 5 is already over two and a half years old, one of the missing elements of its support from the mainline Linux kernel has been the IOMMU driver. We are now seeing Raspberry Pi's downstream IOMMU driver being adapted for mainline with hopes of getting it into the upstream kernel...
    • Ph chevron_right

      Cloud Hypervisor 53 Released With Offloaded Snapshot/Restore Daemon

      news.movim.eu / Phoronix • 9:48

    Cloud Hypervisor 53.0 is now available for this open-source, Rust-based VMM focused on cloud workloads and modern security needs. Originally started at Intel, Cloud Hypervisor continues seeing new development these days by Microsoft, Meta, Arm, and other organizations...
    • Ph chevron_right

      Linux 7.2-rc3 Released: Close To The "New Normal"

      news.movim.eu / Phoronix • 23 hours ago

    Linux 7.2-rc3 is now available for testing in working toward the stable Linux 7.2 kernel version coming up in August...
    • Ph chevron_right

      Linux 7.2 Enabling UltraRISC RISC-V Support In The Default Kernel Build

      news.movim.eu / Phoronix • 1 day ago

    Similar to Linux 7.2 enabling Eswin SoC support by default in the RISC-V "defconfig" kernel build, UltraRISC RISC-V coverage is also now being enabled by default for RISC-V kernel builds in Linux 7.2...
    • Ph chevron_right

      HFI BIOS Aims To Provide A POST-Like Power On Screen & BIOS Setup Utility For RISC-V

      news.movim.eu / Phoronix • 1 day ago

    The Harmonic Firmware Initiative "HFI" is trying to provide a generic, standardized power-on firmware experience for RISC-V boards. Akin to the x86 world with having immediate graphics card initialization to provide a display while the system is booting and also having a BIOS setup utility for system configuration, HFI is trying to do the same for the RISC-V world...